luke/yosys
1
0
Fork 0
mirror of https://github.com/YosysHQ/yosys.git synced 2026-10-07 18:43:22 +02:00
Code Issues Packages Projects Releases Wiki Activity

Further clean up passes/sat/freduce.cc.

Browse Source 
Co-Authored-By: Eddie Hung <[email protected]>
This commit is contained in:
Alberto Gonzalez
2020-03-30 16:25:30 +00:00
co-authored by Eddie Hung
parent 9a0cdc3835
commit 9f265dfd3f
1 changed files with 2 additions and 3 deletions
Download Patch File Download Diff File Expand all files Collapse all files
passes/sat/freduce.cc
+2 -3
View File
@@ -828,9 +828,8 @@ struct FreducePass : public Pass {
extra_args(args, argidx, design);
int bitcount = 0;
for (auto module : design->modules()) {
if (design->selected(module))
bitcount += FreduceWorker(design, module).run();
for (auto module : design->selected_modules()) {
bitcount += FreduceWorker(design, module).run();
}
log("Rewired a total of %d signal bits.\n", bitcount);