luke/yosys
1
0
Fork 0
mirror of https://github.com/YosysHQ/yosys.git synced 2026-08-22 06:07:26 +02:00
Code Issues Packages Projects Releases Wiki Activity

WIP

Browse Source
This commit is contained in:
Emil J. Tywoniak
2026-06-11 13:17:54 +02:00
parent f592f2f3af
commit 8e522b08c0
206 changed files with 3081 additions and 2782 deletions
Download Patch File Download Diff File Expand all files Collapse all files
techlibs/lattice/lattice_gsr.cc
+3 -3
View File
@@ -71,7 +71,7 @@ struct LatticeGsrPass : public Pass {
if (found_gsr)
log_error("Found more than one GSR or SGSR cell in module %s.\n", module);
found_gsr = true;
SigSpec sig_gsr = cell->getPort(ID(GSR));
SigSpec sig_gsr = cell->getPort(TW::GSR);
if (GetSize(sig_gsr) < 1)
log_error("GSR cell %s has disconnected GSR input.\n", cell);
gsr = sigmap(sig_gsr[0]);
@@ -118,14 +118,14 @@ struct LatticeGsrPass : public Pass {
continue;
if (cell->getParam(ID(SRMODE)).decode_string() != "ASYNC")
continue;
SigSpec sig_lsr = cell->getPort(ID(LSR));
SigSpec sig_lsr = cell->getPort(TW::LSR);
if (GetSize(sig_lsr) < 1)
continue;
SigBit lsr = sigmap(sig_lsr[0]);
if (!inverted_gsr.count(lsr))
continue;
cell->setParam(ID(SRMODE), Const("LSR_OVER_CE"));
cell->unsetPort(ID(LSR));
cell->unsetPort(TW::LSR);
}
}