luke/yosys
1
0
Fork 0
mirror of https://github.com/YosysHQ/yosys.git synced 2026-10-06 10:03:36 +02:00
Code Issues Packages Projects Releases Wiki Activity

rtlil: add dump_sigmap for hacky signorm debugging

Browse Source
This commit is contained in:
Emil J. Tywoniak
2026-09-17 14:13:57 +02:00
parent e6b7a50b30
commit 8d8a1cb46c
2 changed files with 20 additions and 0 deletions
Download Patch File Download Diff File Expand all files Collapse all files
kernel/rtlil.h
+1
View File
@@ -2125,6 +2125,7 @@ public:
pool<RTLIL::Cell *> pending_deleted_cells;
dict<RTLIL::Wire *, pool<RTLIL::Cell *>> buf_norm_connect_index;
void bufNormalize();
void dump_sigmap();
protected:
SigNormIndex *sig_norm_index = nullptr;
kernel/rtlil_bufnorm.cc
+19
View File
@@ -71,6 +71,19 @@ struct RTLIL::SigNormIndex
setup_fanout();
}
void dump_sigmap() {
for (auto [name, wire] : module->wires_) {
log_debug("wire %s %p %s\n", name, wire, wire->name);
SigSpec ss(wire);
log_debug("ss %s\n", log_signal(ss));
sigmap(ss);
log_debug("sigmapped %s\n", log_signal(ss));
}
for (auto [lhs, rhs] : module->connections_) {
log_debug("connection %s %s\n", log_signal(lhs), log_signal(rhs));
}
}
void normalize() {
flush_connections();
flush_newly_driven();
@@ -346,6 +359,12 @@ void RTLIL::Module::sigNormalize()
}
void RTLIL::Module::dump_sigmap()
{
if (sig_norm_index != nullptr)
sig_norm_index->dump_sigmap();
}
void RTLIL::Module::clear_sig_norm_index()
{
if (sig_norm_index == nullptr)