luke
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

Merge pull request #83 from neildeo05/fix_tests 

Fix getPort issue for yosys tests
This commit is contained in:
Akash Levy 2025-06-05 14:49:09 -07:00 committed by GitHub
parent 6530a3d150 093bf7ed7e
commit 84643daf61
No known key found for this signature in database
GPG Key ID: B5690EEEBB952194
1 changed files with 3 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
passes/techmap/abc.cc
View File

@ -1208,7 +1208,9 @@ void abc_module(RTLIL::Design *design, RTLIL::Module *current_module, std::strin
dict<std::string, int> cell_stats;
for (auto c : mapped_mod->cells())
{
c->attributes = sig_to_driver_attrs[mapped_sigmap(module->wire(remap_name(c->getPort(ID::Y).as_wire()->name)))];
// SILIMATE: set output port to either Y or Q depending on the cell's ports
RTLIL::IdString output_port_name = (c->hasPort(ID::Y)) ? ID::Y : ID::Q;
c->attributes = sig_to_driver_attrs[mapped_sigmap(module->wire(remap_name(c->getPort(output_port_name).as_wire()->name)))];
if (builtin_lib)
{
cell_stats[RTLIL::unescape_id(c->type)]++;