luke/yosys
1
0
Fork 0
mirror of https://github.com/YosysHQ/yosys.git synced 2026-10-06 10:03:36 +02:00
Code Issues Packages Projects Releases Wiki Activity

Accept real-valued delay values

Browse Source
This commit is contained in:
Clifford Wolf
2017-11-18 10:01:30 +01:00
parent a4195e83c7
commit 5b6e52118c
1 changed files with 1 additions and 0 deletions
Download Patch File Download Diff File Expand all files Collapse all files
frontends/verilog/verilog_parser.y
+1
View File
@@ -359,6 +359,7 @@ package_body_stmt:
non_opt_delay:
'#' TOK_ID { delete $2; } |
'#' TOK_CONSTVAL { delete $2; } |
'#' TOK_REALVAL { delete $2; } |
'#' '(' expr ')' { delete $3; } |
'#' '(' expr ':' expr ':' expr ')' { delete $3; delete $5; delete $7; };