mirror of
https://github.com/YosysHQ/yosys.git
synced 2026-10-06 01:53:53 +02:00
Check in filtered samples of IHP's Liberty data for tests
This commit is contained in:
@@ -1,3 +1,3 @@
|
||||
*.log
|
||||
*.filtered
|
||||
/*.filtered
|
||||
*.verilogsim
|
||||
|
||||
@@ -0,0 +1,2 @@
|
||||
*.lib
|
||||
*.lib.filtered
|
||||
BIN
Binary file not shown.
@@ -0,0 +1,16 @@
|
||||
-wire_load
|
||||
-wire_load_selection
|
||||
-default_wire_load
|
||||
-default_wire_load_area
|
||||
-default_wire_load_capacitance
|
||||
-default_wire_load_mode
|
||||
-default_wire_load_resistance
|
||||
-default_cell_leakage_power
|
||||
-default_wire_load_selection
|
||||
-default_leakage_power_density
|
||||
-lu_table_template
|
||||
-power_lut_template
|
||||
-leakage_power
|
||||
-cell_leakage_power
|
||||
-leakage_power
|
||||
-internal_power
|
||||
Binary file not shown.
Reference in New Issue
Block a user