luke
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

Prepare dff_mode

This commit is contained in:
Akash Levy 2025-11-06 17:05:02 -08:00
parent 03c55e587e
commit 4758019cc7
1 changed files with 0 additions and 12 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

12
passes/techmap/abc.cc
View File

@ -2429,18 +2429,6 @@ struct AbcPass : public Pass {
sig2src[bit] = bit.wire->get_src_attribute();
}
if (!dff_mode || !clk_str.empty()) {
std::vector<RTLIL::Cell*> cells = mod->selected_cells();
assign_cell_connection_ports(mod, {&cells}, assign_map);
AbcModuleState state(config, initvals, 0);
state.prepare_module(design, mod, assign_map, cells, dff_mode, clk_str);
ConcurrentStack<AbcProcess> process_pool;
state.run_abc.run(process_pool);
state.extract(assign_map, sig2src, sigmap, design, mod);
continue;
}
CellTypes ct(design);
std::vector<RTLIL::Cell*> all_cells = mod->selected_cells();