luke/yosys
1
0
Fork 0
mirror of https://github.com/YosysHQ/yosys.git synced 2026-08-22 14:17:27 +02:00
Code Issues Packages Projects Releases Wiki Activity

Fix spacing

Browse Source
This commit is contained in:
Eddie Hung
2019-08-23 13:21:21 -07:00
parent 85d39653ac
commit 455da57272
1 changed files with 1 additions and 1 deletions
Download Patch File Download Diff File Expand all files Collapse all files
techlibs/ecp5/cells_sim.v
+1 -1
View File
@@ -116,7 +116,7 @@ module TRELLIS_DPR16X4 (
input WCK,
input [3:0] RAD,
/* (* abc_arrival=<TODO> *) */
output [3:0] DO
output [3:0] DO
);
parameter WCKMUX = "WCK";
parameter WREMUX = "WRE";