luke
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

Fix spacing

This commit is contained in:
Eddie Hung 2019-08-23 13:21:21 -07:00
parent 85d39653ac
commit 455da57272
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
techlibs/ecp5/cells_sim.v
View File

@ -116,7 +116,7 @@ module TRELLIS_DPR16X4 (
input WCK,
input [3:0] RAD,
/* (* abc_arrival=<TODO> *) */
output [3:0] DO
output [3:0] DO
);
parameter WCKMUX = "WCK";
parameter WREMUX = "WRE";