luke/yosys
1
0
Fork 0
mirror of https://github.com/YosysHQ/yosys.git synced 2026-10-06 10:03:36 +02:00
Code Issues Packages Projects Releases Wiki Activity

Fixed clock related parameter names for $memrd and $memwr in techlibs/simlib.v

Browse Source
This commit is contained in:
Clifford Wolf
2013-04-07 16:42:29 +02:00
parent af4444e5b9
commit 32dbf7752d
1 changed files with 4 additions and 4 deletions
Download Patch File Download Diff File Expand all files Collapse all files
techlibs/simlib.v
+4 -4
View File
@@ -799,8 +799,8 @@ parameter MEMID = "";
parameter ABITS = 8;
parameter WIDTH = 8;
parameter RD_CLK_ENABLE = 0;
parameter RD_CLK_POLARITY = 0;
parameter CLK_ENABLE = 0;
parameter CLK_POLARITY = 0;
input CLK;
input [ABITS-1:0] ADDR;
@@ -821,8 +821,8 @@ parameter MEMID = "";
parameter ABITS = 8;
parameter WIDTH = 8;
parameter RD_CLK_ENABLE = 0;
parameter RD_CLK_POLARITY = 0;
parameter CLK_ENABLE = 0;
parameter CLK_POLARITY = 0;
input CLK, EN;
input [ABITS-1:0] ADDR;