test: add failing test

This commit is contained in:
Eddie Hung
2020-05-04 12:18:02 -07:00
parent 584780d776
commit 2e911bc806
+5
View File
@@ -0,0 +1,5 @@
read_verilog <<EOT
module top(input [-128:-65] a);
endmodule
EOT
dump