mirror of
https://github.com/YosysHQ/yosys.git
synced 2026-10-06 10:03:36 +02:00
test: add failing test
This commit is contained in:
@@ -0,0 +1,5 @@
|
||||
read_verilog <<EOT
|
||||
module top(input [-128:-65] a);
|
||||
endmodule
|
||||
EOT
|
||||
dump
|
||||
Reference in New Issue
Block a user