luke/yosys
1
0
Fork 0
mirror of https://github.com/YosysHQ/yosys.git synced 2026-09-08 04:41:06 +02:00
Code Issues Packages Projects Releases Wiki Activity

abstract: skip $input_port cells

Browse Source
This commit is contained in:
Emil J. Tywoniak
2026-07-17 23:32:34 +02:00
parent 1350c0da92
commit 23e37193b4
1 changed files with 2 additions and 0 deletions
Download Patch File Download Diff File Expand all files Collapse all files
passes/cmds/abstract.cc
+2
View File
@@ -265,6 +265,8 @@ unsigned int abstract_value(Module* mod, EnableLogic enable, const std::vector<S
unsigned int changed = 0;
std::vector<Cell*> cells_snapshot = mod->cells();
for (auto cell : cells_snapshot) {
if (cell->type == ID($input_port))
continue;
for (auto conn : cell->connections())
if (cell->output(conn.first)) {
std::set<int> offsets_to_abstract;