luke
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity
yosys/tests/various/hierarchy_recursive.v

4 lines
66 B
Verilog
Raw Normal View History

hierarchy: regression test for keep cache
2026-08-03 15:55:22 +02:00
module top(input x, output y);
top top_i(.x(x), .y(y));
Code cleanup
2026-08-04 17:18:22 +02:00
endmodule