yosys/tests/verific/README.md

8 lines
225 B
Markdown
Raw Normal View History

2024-09-23 13:05:08 +02:00
# Verific Test Cases
## Disabled
2024-09-23 13:05:08 +02:00
- `bounds`: relies on using Verific's VHDL frontend
2024-09-23 14:35:48 +02:00
- `memory_semantics`: relies on initial values being retained, which we do not want
- `rom_case`: relies on using Verific's VHDL frontend