mirror of https://github.com/YosysHQ/yosys.git
11 lines
161 B
Plaintext
11 lines
161 B
Plaintext
|
read_verilog -sv <<EOT
|
||
|
|
module test(input wire A);
|
||
|
|
localparam TEST = 1;
|
||
|
|
always_comb begin
|
||
|
|
case (A)
|
||
|
|
TEST: assert(1);
|
||
|
|
endcase
|
||
|
|
end
|
||
|
|
endmodule
|
||
|
|
EOT
|