mirror of https://github.com/YosysHQ/yosys.git
5 lines
133 B
Plaintext
5 lines
133 B
Plaintext
|
read_verilog opt_expr_cmp_msb.v
|
||
|
|
equiv_opt -assert opt_expr -fine
|
||
|
|
design -load postopt
|
||
|
|
select -assert-count 0 t:$gt t:$ge t:$lt t:$le
|