yosys/tests/various/tcl_apis.v

13 lines
156 B
Verilog
Raw Normal View History

2024-11-04 16:18:50 +01:00
module m;
parameter PARAM = 0;
endmodule
(* foo="bar" *)
2024-12-02 19:56:51 +01:00
(* val=32'hffffffff *)
2024-11-04 16:18:50 +01:00
module top;
(* dont_touch *)
wire w;
2024-12-02 19:56:51 +01:00
m #(.PARAM(-3)) inst();
2024-11-04 16:18:50 +01:00
endmodule