mirror of https://github.com/YosysHQ/yosys.git
5 lines
65 B
Plaintext
5 lines
65 B
Plaintext
|
read_verilog <<EOT
|
||
|
|
module top(input [-128:-65] a);
|
||
|
|
endmodule
|
||
|
|
EOT
|