mirror of https://github.com/YosysHQ/yosys.git
3 lines
24 B
Verilog
3 lines
24 B
Verilog
|
|
module top();
|
||
|
|
endmodule
|