luke
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity
yosys/tests/scripts/file name.v

3 lines
24 B
Verilog
Raw Blame History

module top();
endmodule
Reference in New Issue View Git Blame Copy Permalink