A schematic editor for VLSI/Asic/Analog custom designs, netlist backends for VHDL, Spice and Verilog. The tool is focused on hierarchy and parametric designs, to maximize circuit reuse.
Go to file
StefanSchippers ba9d9bd491
Add manual link
2020-08-08 16:04:20 +02:00
XSchemWin populating xschem git repo 2020-08-08 15:47:34 +02:00
doc populating xschem git repo 2020-08-08 15:47:34 +02:00
scconfig populating xschem git repo 2020-08-08 15:47:34 +02:00
src populating xschem git repo 2020-08-08 15:47:34 +02:00
tests populating xschem git repo 2020-08-08 15:47:34 +02:00
xschem_library populating xschem git repo 2020-08-08 15:47:34 +02:00
.gitignore Initial commit 2020-08-08 15:30:49 +02:00
AUTHORS populating xschem git repo 2020-08-08 15:47:34 +02:00
COPYING populating xschem git repo 2020-08-08 15:47:34 +02:00
Changelog populating xschem git repo 2020-08-08 15:47:34 +02:00
INSTALL populating xschem git repo 2020-08-08 15:47:34 +02:00
LICENSE Initial commit 2020-08-08 15:30:49 +02:00
Makefile populating xschem git repo 2020-08-08 15:47:34 +02:00
Makefile.conf.in populating xschem git repo 2020-08-08 15:47:34 +02:00
README populating xschem git repo 2020-08-08 15:47:34 +02:00
README.md Add manual link 2020-08-08 16:04:20 +02:00
config.h.in populating xschem git repo 2020-08-08 15:47:34 +02:00
configure populating xschem git repo 2020-08-08 15:47:34 +02:00

README.md

xschem

A schematic editor for VLSI/Asic/Analog custom designs, netlist backends for VHDL, Spice and Verilog. The tool is focused on hierarchy and parametric designs, to maximize circuit reuse. Manual and instructions: http://repo.hu/projects/xschem/xschem_man/xschem_man.html