stefan schippers 3e3f4bfef1 adding select=attr_name in a symbol will select the text of attr_name value when editing attributes of a placed instance of the symbol. Specifying select=* will select all the text. If select attribute in symbol is not present try to select "value, lab, name" in this order, if found. Also select all text in text objects when editing their content.		2025-08-26 10:46:50 +02:00
..
binto7seg	update license info. Remove unneeded newline saving in version line of .sch/.sym files, remove c89 flag based on lib versions	2024-11-12 20:23:18 +01:00
devices	easier selection of graph rectangles (click inner border), add graph resize in intuitive_interface_cheatsheet.sch	2025-08-24 17:41:00 +02:00
examples	more comments in new examples	2025-04-11 18:56:06 +02:00
generators	update license info. Remove unneeded newline saving in version line of .sch/.sym files, remove c89 flag based on lib versions	2024-11-12 20:23:18 +01:00
gschem_import	update license info. Remove unneeded newline saving in version line of .sch/.sym files, remove c89 flag based on lib versions	2024-11-12 20:23:18 +01:00
inst_sch_select	update license info. Remove unneeded newline saving in version line of .sch/.sym files, remove c89 flag based on lib versions	2024-11-12 20:23:18 +01:00
logic	update license info. Remove unneeded newline saving in version line of .sch/.sym files, remove c89 flag based on lib versions	2024-11-12 20:23:18 +01:00
ngspice	adding select=attr_name in a symbol will select the text of attr_name value when editing attributes of a placed instance of the symbol. Specifying select=* will select all the text. If select attribute in symbol is not present try to select "value, lab, name" in this order, if found. Also select all text in text objects when editing their content.	2025-08-26 10:46:50 +02:00
ngspice_verilog_cosim	simplify vectored capacitance attribute in ccap.sym used in sar_adc.sch	2025-05-16 23:43:34 +02:00
pcb	update license info. Remove unneeded newline saving in version line of .sch/.sym files, remove c89 flag based on lib versions	2024-11-12 20:23:18 +01:00
rom8k	update version info in some rom8k symbols. Do a xschem remove_symbols in proc cellview_setlabels to force a reload of changed symbols.	2025-02-10 18:49:11 +01:00
rulz-r8c33	update license info. Remove unneeded newline saving in version line of .sch/.sym files, remove c89 flag based on lib versions	2024-11-12 20:23:18 +01:00
symgen	modernization of symgen.awk, fine tuning of create_symbol.tcl	2024-04-12 01:44:48 +02:00
viewdraw_import	(propdel) remove unneeded exec flags	2023-07-03 13:12:40 +02:00
xTAG	update license info. Remove unneeded newline saving in version line of .sch/.sym files, remove c89 flag based on lib versions	2024-11-12 20:23:18 +01:00
xschem_simulator	update simulate_ff.sch (better looking 7-segment digit)	2024-12-12 01:09:42 +01:00
Makefile	add ngspice_verilog_cosim examples	2025-04-11 18:37:55 +02:00