mirror of
https://github.com/StefanSchippers/xschem.git
synced 2026-09-08 12:44:11 +02:00
3dcda643671aff6a886e5d0a4d1bc45ca6d8464b
…
xschem
A schematic editor for VLSI/Asic/Analog custom designs, netlist backends for VHDL, Spice and Verilog. The tool is focused on hierarchy and parametric designs, to maximize circuit reuse.
Languages
C
72.7%
Tcl
16.4%
Awk
8.2%
Yacc
0.8%
Scheme
0.5%
Other
1.3%