2024-10-16 17:02:36 +02:00
|
|
|
v {xschem version=3.4.6RC file_version=1.2
|
2023-10-09 12:49:11 +02:00
|
|
|
*
|
|
|
|
|
* This file is part of XSCHEM,
|
|
|
|
|
* a schematic capture and Spice/Vhdl/Verilog netlisting tool for circuit
|
|
|
|
|
* simulation.
|
2024-11-12 20:23:18 +01:00
|
|
|
* Copyright (C) 1998-2024 Stefan Frederik Schippers
|
2023-10-09 12:49:11 +02:00
|
|
|
*
|
|
|
|
|
* This program is free software; you can redistribute it and/or modify
|
|
|
|
|
* it under the terms of the GNU General Public License as published by
|
|
|
|
|
* the Free Software Foundation; either version 2 of the License, or
|
|
|
|
|
* (at your option) any later version.
|
|
|
|
|
*
|
|
|
|
|
* This program is distributed in the hope that it will be useful,
|
|
|
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
|
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
|
|
|
* GNU General Public License for more details.
|
|
|
|
|
*
|
|
|
|
|
* You should have received a copy of the GNU General Public License
|
|
|
|
|
* along with this program; if not, write to the Free Software
|
|
|
|
|
* Foundation, Inc., 51 Franklin Street, Fifth Floor, Boston, MA 02110-1301 USA
|
|
|
|
|
}
|
2020-10-14 23:15:05 +02:00
|
|
|
G {}
|
|
|
|
|
K {type=architecture
|
2020-08-08 15:47:34 +02:00
|
|
|
spice_ignore=true
|
|
|
|
|
verilog_ignore=true
|
|
|
|
|
tedax_ignore=true
|
|
|
|
|
vhdl_ignore=true
|
2024-10-16 17:02:36 +02:00
|
|
|
template="code=ARCHITECTURE
|
|
|
|
|
\\"Use global schematic properties for code\\""}
|
2020-08-08 15:47:34 +02:00
|
|
|
V {}
|
|
|
|
|
S {}
|
|
|
|
|
E {}
|
|
|
|
|
L 4 0 -10 355 -10 {}
|
2024-10-16 17:02:36 +02:00
|
|
|
T {@code} 5 -30 0 0 0.3 0.3 {}
|
2020-10-14 23:15:05 +02:00
|
|
|
T {@schprop@schverilogprop@schvhdlprop@schsymbolprop} 45 5 0 0 0.3 0.3 {font=monospace layer=8}
|