%Error: t/t_lint_wireloop.v:9:12: Wire inputs its own output, creating circular logic (wire x=x)
9 | assign w = w;
| ^
... See the manual at https://verilator.org/verilator_doc.html?v=latest for more assistance.
%Error: Exiting due to