mirror of
https://github.com/verilator/verilator.git
synced 2026-09-08 18:36:36 +02:00
7 lines
378 B
Plaintext
7 lines
378 B
Plaintext
%Error: t/t_interface_wire_bad_param.v:19:19: Operator ASSIGNW expected non-interface on Assign RHS but 'a' is an interface.
|
|
: ... note: In instance 't'
|
|
19 | wire wbad = sub.a;
|
|
| ^
|
|
... See the manual at https://verilator.org/verilator_doc.html?v=latest for more assistance.
|
|
%Error: Exiting due to
|