20 lines
353 B
Systemverilog
20 lines
353 B
Systemverilog
// DESCRIPTION: Verilator: Verilog Test module
|
|
//
|
|
// This file ONLY is placed under the Creative Commons Public Domain, for
|
|
// any use, without warranty, 2023 by Wilson Snyder.
|
|
// SPDX-License-Identifier: CC0-1.0
|
|
|
|
module t;
|
|
|
|
sequence s_one;
|
|
1;
|
|
endsequence
|
|
|
|
initial begin
|
|
@s_one;
|
|
$display("got sequence");
|
|
$finish;
|
|
end
|
|
|
|
endmodule
|