13 lines
380 B
Systemverilog
13 lines
380 B
Systemverilog
// DESCRIPTION: Verilator: Verilog Test module
|
|
//
|
|
// This file ONLY is placed under the Creative Commons Public Domain, for
|
|
// any use, without warranty, 2025 by Wilson Snyder.
|
|
// SPDX-License-Identifier: CC0-1.0
|
|
|
|
module t;
|
|
// Test --work allows selecting two different libraries for these instances
|
|
m1 u_1 ();
|
|
m2 u_2 ();
|
|
final $write("*-* All Finished *-*\n");
|
|
endmodule
|