Logo
Explore Help
Sign In
luke/verilator
Watch 1
Star 0
Fork 0
mirror of https://github.com/verilator/verilator.git synced 2026-10-06 01:54:01 +02:00
Code Issues Packages Projects Releases Wiki Activity
Files
2a498cb670c3643ed26f9d64b5a9e46533c2fc97
verilator/test_regress
T
History
Bartłomiej Chmiel bbcb9315f3 Fix loss of clock attribute in Dfg variable removal (#6453)
2025-09-19 14:44:34 +01:00
..
t
Fix loss of clock attribute in Dfg variable removal (#6453)
2025-09-19 14:44:34 +01:00
.gdbinit
Revert .gdbinit modified by accident. (#4330)
2023-06-30 16:57:31 -04:00
.gitignore
…
CMakeLists.txt
Copyright year update.
2025-01-01 08:30:25 -05:00
driver.py
Tests: Strictly test exit codes (no unexpected core dumps)
2025-09-17 21:01:11 -04:00
input.vc
…
input.xsim.vc
…
Makefile
Adjust make test-snap / make test-diff rules
2025-08-05 14:41:38 +01:00
Makefile_obj
Add -DVERILATOR=1 definition to compiler flags when using verilated.mk.
2025-07-28 18:01:50 -04:00
Powered by Gitea Version: 1.27.2 Page: 1029ms Template: 8ms
Auto
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API