mirror of
https://github.com/verilator/verilator.git
synced 2026-10-06 01:54:01 +02:00
Wilson Snyder
3b98db17cc
Also required V3Life optimize CRESET(x) ... ASSIGN(rhs, x) to remove the extraneous CRESET to avoid creating new UNOPTFLAT situations.
19 lines
476 B
Python
Executable File
19 lines
476 B
Python
Executable File
#!/usr/bin/env python3
|
|
# DESCRIPTION: Verilator: Verilog Test driver/expect definition
|
|
#
|
|
# Copyright 2025 by Wilson Snyder. This program is free software; you
|
|
# can redistribute it and/or modify it under the terms of either the GNU
|
|
# Lesser General Public License Version 3 or the Perl Artistic License
|
|
# Version 2.0.
|
|
# SPDX-License-Identifier: LGPL-3.0-only OR Artistic-2.0
|
|
|
|
import vltest_bootstrap
|
|
|
|
test.scenarios('simulator')
|
|
|
|
test.compile()
|
|
|
|
test.execute()
|
|
|
|
test.passes()
|