Logo
Explore Help
Sign In
luke/verilator
Watch 1
Star 0
Fork 0
mirror of https://github.com/verilator/verilator.git synced 2026-10-06 01:54:01 +02:00
Code Issues Packages Projects Releases Wiki Activity
Files
0e8ec49cf6d88325a67e7f92ff94c2d7aec04c4a
verilator/test_regress
T
History
Wilson Snyder 6bba9f6c40 Internals: Defer interface typedefs, and add more tests (#3441 tests)
2025-11-21 19:42:22 -05:00
..
t
Internals: Defer interface typedefs, and add more tests (#3441 tests)
2025-11-21 19:42:22 -05:00
.gdbinit
…
.gitignore
…
CMakeLists.txt
…
driver.py
Tests: Add --gdbsim to iverilog with use_libvpi (#6701)
2025-11-17 07:29:45 -05:00
input.vc
…
input.xsim.vc
…
Makefile
Internals: Run format-make
2025-11-01 14:12:47 -04:00
Makefile_obj
Add -DVERILATOR=1 definition to compiler flags when using verilated.mk.
2025-07-28 18:01:50 -04:00
Powered by Gitea Version: 1.27.2 Page: 1027ms Template: 5ms
Auto
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API