luke
/
verilator
mirror of https://github.com/verilator/verilator.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity
9,489 Commits 3 Branches 168 Tags 189 MiB
Commit Graph

9 Commits

Author SHA1 Message Date
Veripool API Bot 1f67080a1f Tests: Verilog format 2026-03-09 21:39:16 -04:00
Wilson Snyder 7c6c6a684b Add SPDX copyright identifiers, and get 'reuse' clean. No functional change. 2026-01-26 20:24:34 -05:00
Wilson Snyder 1ce360ed5b Add SPDX license identifiers. No functional change. 2020-03-21 11:24:24 -04:00
Wilson Snyder 06c7d8ce3b Internals: Fix whitespace issues. No functional change, use -b to diff 2018-10-27 10:03:28 -04:00
Wilson Snyder 1e938d0e90 Update preprocessor to match next Verilog-Perl version. 
Fix preprocessor preservation of newlines across macro substitutions.
Fix preprocessor stringification of nested macros.
Fix preprocessor whitespace on define arguments
 2010-07-10 18:30:16 -04:00
Wilson Snyder 663f3592ba `__FILE__ now expands to a string, per draft SystemVerilog 2010(ish). 2009-05-19 07:15:13 -04:00
Wilson Snyder 52912c6329 Convert repository to git from svn. 
- Change .cvsignore to .gitignore
- Remove Id metacomments
- Cleanup whitespace at end of lines
 2008-06-09 21:25:10 -04:00
Wilson Snyder f2bf6a037b Fix test broken with last commit. Part of last commit. 
git-svn-id: file://localhost/svn/verilator/trunk/verilator@1049 77ca24e4-aefa-0310-84f0-b9a241c72d87
 2008-05-06 14:18:04 +00:00
Wilson Snyder a16477d84f Fix SystemVerilog parameterized defines and whitespace 
git-svn-id: file://localhost/svn/verilator/trunk/verilator@1013 77ca24e4-aefa-0310-84f0-b9a241c72d87
 2008-03-27 13:21:49 +00:00