Veripool API Bot
|
1f67080a1f
|
Tests: Verilog format
|
2026-03-09 21:39:16 -04:00 |
Wilson Snyder
|
7c6c6a684b
|
Add SPDX copyright identifiers, and get 'reuse' clean. No functional change.
|
2026-01-26 20:24:34 -05:00 |
Wilson Snyder
|
915ceb2d04
|
Tests: Untabify tests. No functional change.
|
2022-05-01 10:10:00 -04:00 |
Wilson Snyder
|
3a5cbd5b67
|
Internals: Untabify some embedded tabs.
|
2021-11-13 10:46:25 -05:00 |
Wilson Snyder
|
ffbae97a3d
|
Tests: Make t_lint_syncasyncnet_bad etc tolerate -Oi.
|
2020-11-25 21:54:50 -05:00 |
Wilson Snyder
|
1ce360ed5b
|
Add SPDX license identifiers. No functional change.
|
2020-03-21 11:24:24 -04:00 |
Wilson Snyder
|
c28a6eef3b
|
Fix whitespace issues, bug1203.
|
2017-09-11 19:18:58 -04:00 |
Wilson Snyder
|
af9e85bda1
|
Fix memory delayed assignments from multiple clock domains.
|
2012-01-26 08:10:50 -05:00 |