Todd Strader
|
af2771e901
|
Fix function call expression coverage (#6589)
|
2025-10-29 19:26:46 -04:00 |
Wilson Snyder
|
91d138248d
|
Tests: Favor all caps for tests' parameters. No test change.
|
2025-08-29 18:33:14 -04:00 |
Geza Lore
|
d28436dccc
|
Fix stray ']' in Verilog code output for non-constant select (#6277)
|
2025-08-09 14:59:58 +01:00 |
|
Geza Lore
|
916d473eff
|
Internals: Replace unnecessary AstSel::widthp() child node with const in node (#6117)
|
2025-06-24 11:59:09 -04:00 |
|
Todd Strader
|
8c287134d7
|
Add warning on expression coverage class references (#5870)
|
2025-03-21 08:55:38 -04:00 |
|
Todd Strader
|
d2b7b567df
|
Fix expression coverage on additional nodes (#5849 partial) (#5867)
|
2025-03-19 19:01:31 -04:00 |
|
Todd Strader
|
7ec32799b0
|
Fix expression coverage + VarXRefs (#5797)
|
2025-02-22 15:55:23 -05:00 |
|
Todd Strader
|
70459b3208
|
Fix V3EmitV for non-zero based arrays (#5790)
|
2025-02-21 05:49:32 +11:00 |
|
Todd Strader
|
34ced254c0
|
Support expression coverage (#5719)
|
2025-02-19 16:42:23 -05:00 |