Artur Bieniek
|
671ff628ff
|
Tests: Fix t_force_release to reflect intent (#7906)
Signed-off-by: Artur Bieniek <abieniek@antmicro.com>
|
2026-07-08 19:29:49 +01:00 |
|
Artur Bieniek
|
c69c11b2db
|
Support procedural continuous assign/deassign (#7493)
|
2026-05-08 19:01:11 -04:00 |
Veripool API Bot
|
07ed6aef53
|
Tests: Verilog format
|
2026-03-08 18:26:40 -04:00 |
Wilson Snyder
|
7c6c6a684b
|
Add SPDX copyright identifiers, and get 'reuse' clean. No functional change.
|
2026-01-26 20:24:34 -05:00 |
|
Wilson Snyder
|
2c156d6655
|
Tests: Reformat some recent tests to mostly verilog-format standard. No test functional change.
|
2025-12-20 21:46:43 -05:00 |
Bartłomiej Chmiel
|
a3b2c2af17
|
Support force/release with a variable reference (#5721) (#5810)
|
2025-03-04 10:12:02 -05:00 |