luke/verilator
1
0
Fork 0
mirror of https://github.com/verilator/verilator.git synced 2026-10-02 16:13:34 +02:00
Code Issues Packages Projects Releases Wiki Activity

examples: Fix wide signal overflow, and stop on errors.

Browse Source
This commit is contained in:
Wilson Snyder
2017-11-25 15:14:31 -05:00
parent ae9179f412
commit fe9f1add6f
3 changed files with 4 additions and 4 deletions
Download Patch File Download Diff File Expand all files Collapse all files
examples/tracing_c/Makefile
+1 -1
View File
@@ -73,7 +73,7 @@ run:
@echo
@echo "-- RUN ---------------------"
@mkdir -p logs
obj_dir/Vtop +trace | tee logs/sim.log
obj_dir/Vtop +trace
@echo
@echo "-- COVERAGE ----------------"
examples/tracing_c/sim_main.cpp
+2 -2
View File
@@ -62,9 +62,9 @@ int main(int argc, char** argv, char** env) {
top->clk = 0;
top->in_small = 1;
top->in_quad = 0x1234;
top->in_wide[0] = 0x1;
top->in_wide[0] = 0x11111111;
top->in_wide[1] = 0x22222222;
top->in_wide[2] = 0x33333333;
top->in_wide[2] = 0x3;
// Simulate until $finish
while (!Verilated::gotFinish()) {
examples/tracing_sc/Makefile
+1 -1
View File
@@ -81,7 +81,7 @@ run:
@echo
@echo "-- RUN ---------------------"
@mkdir -p logs
obj_dir/Vtop +trace | tee logs/sim.log
obj_dir/Vtop +trace
@echo
@echo "-- COVERAGE ----------------"