This commit is contained in:
wsxarcher 2026-06-09 02:03:13 +02:00
parent 98dba5bf56
commit f04b441dad
1 changed files with 1 additions and 2 deletions

View File

@ -1,7 +1,6 @@
// DESCRIPTION: Verilator: Verilog Test module
//
// This file ONLY is placed under the Creative Commons Public Domain, for
// any use, without warranty, 2026 by Wilson Snyder.
// This file ONLY is placed under the Creative Commons Public Domain.
// SPDX-FileCopyrightText: 2026 Wilson Snyder
// SPDX-License-Identifier: CC0-1.0