luke
/
verilator
mirror of https://github.com/verilator/verilator.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

Add tests 

Signed-off-by: Ryszard Rozak <rrozak@antmicro.com>
This commit is contained in:
Ryszard Rozak 2025-04-04 09:24:53 +02:00
parent e06bbde927
commit e99babf3f1
1 changed files with 18 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

18
test_regress/t/t_stream_unpack.v
View File

@ -37,6 +37,9 @@ module t (/*AUTOARG*/);
ans = { >> bit {arr} };
`checkh(ans, bit6);
{ >> bit {ans}} = arr;
`checkh(ans, bit6);
ans_enum = enum_t'({ >> bit {arr} });
`checkh(ans_enum, bit6);
@ -49,6 +52,9 @@ module t (/*AUTOARG*/);
ans = { << bit {arr} };
`checkh(ans, bit6);
{ << bit {ans} } = arr;
`checkh(ans, bit6);
ans_enum = enum_t'({ << bit {arr} });
`checkh(ans_enum, bit6);
@ -61,6 +67,9 @@ module t (/*AUTOARG*/);
ans = { >> bit[1:0] {arr2} };
`checkh(ans, bit6);
{ >> bit[1:0] {ans} } = arr2;
`checkh(ans, bit6);
ans_enum = enum_t'({ >> bit[1:0] {arr2} });
`checkh(ans_enum, bit6);
@ -70,6 +79,9 @@ module t (/*AUTOARG*/);
ans = { << bit[1:0] {arr2} };
`checkh(ans, bit6);
{ << bit[1:0] {ans} } = arr2;
`checkh(ans, bit6);
ans_enum = enum_t'({ << bit[1:0] {arr2} });
`checkh(ans_enum, bit6);
@ -82,6 +94,9 @@ module t (/*AUTOARG*/);
ans = { >> bit[5:0] {arr6} };
`checkh(ans, bit6);
{ >> bit[5:0] {ans} } = arr6;
`checkh(ans, bit6);
ans_enum = enum_t'({ >> bit[5:0] {arr6} });
`checkh(ans_enum, bit6);
@ -94,6 +109,9 @@ module t (/*AUTOARG*/);
ans = { << bit[5:0] {arr6} };
`checkh(ans, bit6);
{ << bit[5:0] {ans} } = arr6;
`checkh(ans, bit6);
ans_enum = enum_t'({ << bit[5:0] {arr6} });
`checkh(ans_enum, bit6);