luke
/
verilator
mirror of https://github.com/verilator/verilator.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

Add test with mismatched size 

Signed-off-by: Ryszard Rozak <rrozak@antmicro.com>
This commit is contained in:
Ryszard Rozak 2025-04-04 08:51:04 +02:00
parent 5bb071811d
commit e06bbde927
2 changed files with 5 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
test_regress/t/t_stream_unpack_narrower.out
View File

@ -14,4 +14,8 @@
: ... note: In instance 't'
17 | stream = {>>{packed_data2}};
| ^
%Warning-WIDTHEXPAND: t/t_stream_unpack_narrower.v:18:24: Stream target requires 61 bits, but source expression only provides 32 bits (IEEE 1800-2023 11.4.14.3)
: ... note: In instance 't'
18 | {>>{packed_data2}} = stream;
| ^
%Error: Exiting due to

1
test_regress/t/t_stream_unpack_narrower.v
View File

@ -15,6 +15,7 @@ module t;
{>>{stream}} = packed_data;
packed_data = {>>{stream}};
stream = {>>{packed_data2}};
{>>{packed_data2}} = stream;
end
endmodule