luke
/
verilator
mirror of https://github.com/verilator/verilator.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

execute t_interface_typedef*

This commit is contained in:
Todd Strader 2026-01-30 09:38:52 -05:00
parent 5547833dde
commit e8fcbb0fa0
3 changed files with 6 additions and 8 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

3
test_regress/t/t_interface_typedef.py
View File

@ -13,7 +13,6 @@ test.scenarios('simulator_st')
test.compile(verilator_flags2=['--binary'])
if not test.vlt_all:
test.execute()
test.execute()
test.passes()

8
test_regress/t/t_interface_typedef.v
View File

@ -6,7 +6,7 @@
// verilog_format: off
`define stop $stop
`define checkh(gotv, expv) do if ((gotv) !== (expv)) begin $write("%%Error: %s:%0d: got='h%x exp='h%x\n", `__FILE__,`__LINE__, (gotv), (expv)); `stop; end while(0)
`define checkh(gotv, expv) do if ((gotv) !== (expv)) begin $write("%%Error: (%m) %s:%0d: got='h%x exp='h%x\n", `__FILE__,`__LINE__, (gotv), (expv)); `stop; end while(0)
// verilog_format: on
interface ifc #(
@ -46,15 +46,15 @@ module sub #(
input logic clk,
ifc ifc_if
);
typedef ifc_if.struct_t struct_t;
typedef ifc_if.struct_t my_struct_t;
wire [EXP_WIDTH-1:0] expval = '1;
initial begin
struct_t substruct;
my_struct_t substruct;
#10;
substruct.data = '1;
`checkh($bits(struct_t), EXP_WIDTH);
`checkh($bits(my_struct_t), EXP_WIDTH);
`checkh(substruct.data, expval);
end

3
test_regress/t/t_interface_typedef2.py
View File

@ -13,7 +13,6 @@ test.scenarios('simulator_st')
test.compile(verilator_flags2=['--binary'])
if not test.vlt_all:
test.execute()
test.execute()
test.passes()