luke
/
verilator
mirror of https://github.com/verilator/verilator.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

[#73220] make sure every SAIF test passes

This commit is contained in:
Mateusz Gancarz 2025-02-26 10:00:37 +01:00
parent 589b462a0a
commit e670583cbb
2 changed files with 17 additions and 12 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

27
test_regress/t/t_timing_trace_saif.out
View File

@ -4,16 +4,21 @@
(DESIGN "foo")
(PROGRAM_NAME "Verilator")
(VERSION "5.032")
(DIVIDER .)
(DIVIDER / )
(TIMESCALE 1ps)
(DURATION 100)
(INSTANCE foo (NET
(c (T0 50) (T1 50) (TZ 0) (TX 0) (TB 0) (TC 11))
(b (T0 0) (T1 100) (TZ 0) (TX 0) (TB 0) (TC 1))
(clk (T0 50) (T1 50) (TZ 0) (TX 0) (TB 0) (TC 20))
(rst (T0 0) (T1 100) (TZ 0) (TX 0) (TB 0) (TC 1))
(CLK_HALF_PERIOD[0] (T0 0) (T1 100) (TZ 0) (TX 0) (TB 0) (TC 1))
(CLK_HALF_PERIOD[2] (T0 0) (T1 100) (TZ 0) (TX 0) (TB 0) (TC 1))
(CLK_PERIOD[1] (T0 0) (T1 100) (TZ 0) (TX 0) (TB 0) (TC 1))
(CLK_PERIOD[3] (T0 0) (T1 100) (TZ 0) (TX 0) (TB 0) (TC 1))
)))
(INSTANCE $rootio
(INSTANCE t
(NET
(CLK_PERIOD\[1\] (T0 0) (T1 100) (TZ 0) (TX 0) (TB 0) (TC 1))
(CLK_PERIOD\[3\] (T0 0) (T1 100) (TZ 0) (TX 0) (TB 0) (TC 1))
(CLK_HALF_PERIOD\[0\] (T0 0) (T1 100) (TZ 0) (TX 0) (TB 0) (TC 1))
(CLK_HALF_PERIOD\[2\] (T0 0) (T1 100) (TZ 0) (TX 0) (TB 0) (TC 1))
(rst (T0 0) (T1 100) (TZ 0) (TX 0) (TB 0) (TC 1))
(clk (T0 50) (T1 50) (TZ 0) (TX 0) (TB 0) (TC 20))
(b (T0 0) (T1 100) (TZ 0) (TX 0) (TB 0) (TC 1))
(c (T0 50) (T1 50) (TZ 0) (TX 0) (TB 0) (TC 11))
)
)
)
)

2
test_regress/t/t_trace_array_saif_threads_1.py
View File

@ -13,7 +13,7 @@ test.scenarios('vlt')
test.top_filename = "t/t_trace_array.v"
test.golden_filename = "t/t_trace_array_saif.out"
test.compile(verilator_flags2=['--cc --trace --trace-threads 1 --trace-structs'])
test.compile(verilator_flags2=['--cc --trace-saif --trace-threads 1 --trace-structs'])
test.execute()