luke/verilator
1
0
Fork 0
mirror of https://github.com/verilator/verilator.git synced 2026-10-06 01:54:01 +02:00
Code Issues Packages Projects Releases Wiki Activity

Fix array of instantiations with sub-range output, bug414.

Browse Source
This commit is contained in:
Wilson Snyder
2011-11-28 22:10:43 -05:00
parent f488701adc
commit e4c96d5be5
4 changed files with 111 additions and 1 deletions
Download Patch File Download Diff File Expand all files Collapse all files
src/V3Inst.cpp
+3 -1
View File
@@ -203,8 +203,10 @@ private:
// Arrayed instants: one bit for each of the instants (each assign is 1 pinwidth wide)
AstNode* exprp = nodep->exprp()->unlinkFrBack();
bool inputPin = nodep->modVarp()->isInput();
if (!inputPin && !exprp->castVarRef()) {
if (!inputPin && !exprp->castVarRef()
&& !exprp->castSel()) { // V3Const will collapse the SEL with the one we're about to make
nodep->v3error("Unsupported: Per-bit array instantiations with output connections to non-wires.");
// Note spec allows more complicated matches such as slices and such
}
exprp = new AstSel (exprp->fileline(), exprp,
pinwidth*(m_instNum-m_instLsb),