mirror of
https://github.com/verilator/verilator.git
synced 2026-10-06 01:54:01 +02:00
Fix select assignment expansion (#6757)
This commit is contained in:
@@ -566,6 +566,7 @@ void inlineCell(AstNodeModule* modp, AstCell* cellp, bool last) {
|
||||
|
||||
// Warn
|
||||
V3Inst::checkOutputShort(pinp);
|
||||
if (!pinp->exprp()) continue;
|
||||
|
||||
// Pick up the old and new port variables signal (new is the same on last instance)
|
||||
const AstVar* const oldModVarp = pinp->modVarp();
|
||||
|
||||
Reference in New Issue
Block a user