mirror of
https://github.com/verilator/verilator.git
synced 2026-09-07 10:01:11 +02:00
Fix segfault on multidimensional dotted arrays, bug607.
This commit is contained in:
@@ -24,6 +24,8 @@ indicates the contributor was also the author of the fix; Thanks!
|
||||
|
||||
**** Fix signed/unsigned parameter misconversion, bug606. [Jeremy Bennett]
|
||||
|
||||
**** Fix segfault on multidimensional dotted arrays, bug607. [Jie Xu]
|
||||
|
||||
**** Fix package logic var compile error.
|
||||
|
||||
|
||||
|
||||
@@ -1563,6 +1563,7 @@ private:
|
||||
m_ds.init(m_curSymp);
|
||||
nodep->rhsp()->iterateAndNext(*this);
|
||||
nodep->thsp()->iterateAndNext(*this);
|
||||
nodep->attrp()->iterateAndNext(*this);
|
||||
}
|
||||
m_ds = lastStates;
|
||||
}
|
||||
|
||||
@@ -21,10 +21,12 @@ module t (/*AUTOARG*/
|
||||
);
|
||||
input clk;
|
||||
wire [71:0] ctrl;
|
||||
wire [7:0] cl; // this line is added
|
||||
|
||||
memory #(.words(72)) i_memory (.clk (clk));
|
||||
|
||||
assign ctrl = i_memory.mem[0];
|
||||
assign cl = i_memory.mem[0][7:0]; // and this line
|
||||
endmodule
|
||||
|
||||
|
||||
|
||||
Reference in New Issue
Block a user