luke
/
verilator
mirror of https://github.com/verilator/verilator.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

whitespace

This commit is contained in:
Todd Strader 2026-07-01 12:58:59 -04:00
parent ab53dad0ba
commit d85f04ec4b
7 changed files with 60 additions and 60 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

14
test_regress/t/t_vlt_public_spec_hier_cellarr_share.v
View File

@ -9,15 +9,15 @@
// arrayed cells.
module sub();
int leaf = 0;
int leaf = 0;
endmodule
module top();
sub i_sub [1:0] ();
sub i_sub [1:0] ();
initial begin
$c("Verilated::scopesDump();");
$write("*-* All Finished *-*\n");
$finish;
end
initial begin
$c("Verilated::scopesDump();");
$write("*-* All Finished *-*\n");
$finish;
end
endmodule

16
test_regress/t/t_vlt_public_spec_hier_escid.v
View File

@ -6,16 +6,16 @@
module sub_mod();
int \var.with.dot = 0;
int \var.with.dot = 0;
endmodule
module top();
sub_mod \inst.with.dot ();
sub_mod \foo[abc] ();
sub_mod \inst.with.dot ();
sub_mod \foo[abc] ();
initial begin
$c("Verilated::scopesDump();");
$write("*-* All Finished *-*\n");
$finish;
end
initial begin
$c("Verilated::scopesDump();");
$write("*-* All Finished *-*\n");
$finish;
end
endmodule

14
test_regress/t/t_vlt_public_spec_hier_escid_array.v
View File

@ -6,15 +6,15 @@
module sub();
int leaf = 0;
int leaf = 0;
endmodule
module top();
sub \foo] [3:0] ();
sub \foo] [3:0] ();
initial begin
$c("Verilated::scopesDump();");
$write("*-* All Finished *-*\n");
$finish;
end
initial begin
$c("Verilated::scopesDump();");
$write("*-* All Finished *-*\n");
$finish;
end
endmodule

18
test_regress/t/t_vlt_public_spec_hier_iface.v
View File

@ -6,17 +6,17 @@
interface ifc();
logic [7:0] data;
logic [7:0] data;
endinterface
module top();
ifc i_single ();
ifc i_arr [2:0] ();
ifc i_md [1:0][1:0] ();
ifc i_single ();
ifc i_arr [2:0] ();
ifc i_md [1:0][1:0] ();
initial begin
$c("Verilated::scopesDump();");
$write("*-* All Finished *-*\n");
$finish;
end
initial begin
$c("Verilated::scopesDump();");
$write("*-* All Finished *-*\n");
$finish;
end
endmodule

14
test_regress/t/t_vlt_public_spec_hier_multidim.v
View File

@ -6,15 +6,15 @@
module sub();
int leaf = 0;
int leaf = 0;
endmodule
module top();
sub i_sub [1:0][1:0] ();
sub i_sub [1:0][1:0] ();
initial begin
$c("Verilated::scopesDump();");
$write("*-* All Finished *-*\n");
$finish;
end
initial begin
$c("Verilated::scopesDump();");
$write("*-* All Finished *-*\n");
$finish;
end
endmodule

24
test_regress/t/t_vlt_public_spec_hier_negidx.v
View File

@ -6,21 +6,21 @@
module sub();
int sub_leaf = 0;
int sub_leaf = 0;
endmodule
module top();
generate
for (genvar i = -2; i < 0; ++i) begin : gen_loop
int loop_local;
end
endgenerate
generate
for (genvar i = -2; i < 0; ++i) begin : gen_loop
int loop_local;
end
endgenerate
sub i_sub [0:-2] ();
sub i_sub [0:-2] ();
initial begin
$c("Verilated::scopesDump();");
$write("*-* All Finished *-*\n");
$finish;
end
initial begin
$c("Verilated::scopesDump();");
$write("*-* All Finished *-*\n");
$finish;
end
endmodule

20
test_regress/t/t_vlt_public_spec_hier_share.v
View File

@ -6,18 +6,18 @@
module sub();
int some_var = 0;
int some_var = 0;
endmodule
module top();
sub sub_a (); // tagged public_flat
sub sub_b (); // tagged public_flat (same marking as sub_a -> shares clone)
sub sub_c (); // tagged public_flat_rd (different marking -> own clone)
sub sub_d (); // not tagged
sub sub_a (); // tagged public_flat
sub sub_b (); // tagged public_flat (same marking as sub_a -> shares clone)
sub sub_c (); // tagged public_flat_rd (different marking -> own clone)
sub sub_d (); // not tagged
initial begin
$c("Verilated::scopesDump();");
$write("*-* All Finished *-*\n");
$finish;
end
initial begin
$c("Verilated::scopesDump();");
$write("*-* All Finished *-*\n");
$finish;
end
endmodule