luke/verilator
1
0
Fork 0
mirror of https://github.com/verilator/verilator.git synced 2026-10-06 01:54:01 +02:00
Code Issues Packages Projects Releases Wiki Activity

Support signal types in FST dumps, bug1358.

Browse Source
This commit is contained in:
Wilson Snyder
2018-10-04 20:24:41 -04:00
parent 8ef9ac7dba
commit d11592cadd
12 changed files with 865 additions and 760 deletions
Download Patch File Download Diff File Expand all files Collapse all files
src/V3AstNodes.cpp
-2
View File
@@ -181,8 +181,6 @@ void AstVar::combineType(AstVarType type) {
// These flags get combined with the existing settings of the flags.
// We don't test varType for certain types, instead set flags since
// when we combine wires cross-hierarchy we need a union of all characteristics.
if (type == AstVarType::SUPPLY0) type = AstVarType::WIRE;
if (type == AstVarType::SUPPLY1) type = AstVarType::WIRE;
m_varType=type; // For debugging prints only
// These flags get combined with the existing settings of the flags.
if (type==AstVarType::INPUT || type==AstVarType::INOUT) {