luke/verilator
1
0
Fork 0
mirror of https://github.com/verilator/verilator.git synced 2026-10-06 01:54:01 +02:00
Code Issues Packages Projects Releases Wiki Activity

Commentary: Changes update

Browse Source
This commit is contained in:
Wilson Snyder
2026-05-22 17:57:11 -04:00
parent c99aa8ede5
commit c0dc77c908
14 changed files with 716 additions and 455 deletions
Download Patch File Download Diff File Expand all files Collapse all files
src/V3Inline.cpp
+1 -1
View File
@@ -642,7 +642,7 @@ void inlineCell(AstNodeModule* modp, AstCell* cellp, bool last) {
// Connect the pins on the instance
for (AstPin* pinp = cellp->pinsp(); pinp; pinp = VN_AS(pinp->nextp(), Pin)) {
if (!pinp->exprp()) continue;
UINFO(6, "Conecting port " << pinp->modVarp());
UINFO(6, "Connecting port " << pinp->modVarp());
UINFO(6, " of instance " << cellp);
// Make sure the conneccted pin expression is always a VarRef or a Const