luke
/
verilator
mirror of https://github.com/verilator/verilator.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

Support preprocessing __LINE__

This commit is contained in:
Wilson Snyder 2023-09-17 19:49:38 -04:00
parent ab13548018
commit b68f101e81
5 changed files with 41 additions and 17 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

13
docs/guide/extensions.rst
View File

@ -17,14 +17,21 @@ or "`ifdef`"'s may break other tools.
.. option:: `__LINE__
The :option:`\`__LINE__` define expands to the current filename as a
string, like C++'s __LINE__. This Verilator feature added in 2006 was
incorporated into IEEE 1800-2009.
The :option:`\`__LINE__` define expands to the current line number like
C++'s __LINE__. This Verilator feature added in 2006 was incorporated
into IEEE 1800-2009.
.. option:: `error [string]
This will report an error when encountered, like C++'s #error.
.. option:: `line
As a special case `\`line \`__LINE__ "filename"` allows setting the
filename, without changing the line number. This is used for some
internal tests, so that debugging can leave the line numbers correctly
referring to the test file's line numbers.
.. option:: """ [string] """
A triple-quoted block specifies a string that may include newlines and

5
src/V3FileLine.cpp
View File

@ -221,7 +221,10 @@ void FileLine::lineDirective(const char* textp, int& enterExitRef) {
bool fail = false;
const char* const ln = textp;
while (*textp && !std::isspace(*textp)) ++textp;
if (std::isdigit(*ln)) {
if (0 == strncmp(ln, "`__LINE__", strlen("`__LINE__"))) {
// Special case - see docs - don't change other than accounting for `line itself
lineno(lineno() + 1);
} if (std::isdigit(*ln)) {
lineno(std::atoi(ln));
} else {
fail = true;

17
test_regress/t/t_preproc.out
View File

@ -23,29 +23,34 @@ At file "t/t_preproc_inc2.vh" line 5
`line 7 "t/t_preproc_inc2.vh" 0
`line 1 "t/t_preproc_inc3.vh" 1
`line 2 "inc3_a_filename_from_line_directive" 0
`line 2 "t/t_preproc_inc3.vh" 0
`line 7 "inc3_a_filename_from_line_directive" 0
`line 6 "t/t_preproc_inc3.vh" 0
At file "inc3_a_filename_from_line_directive" line 11
At file "t/t_preproc_inc3.vh" line 10
`line 12 "inc3_a_filename_from_line_directive_with_LINE" 0
At file "inc3_a_filename_from_line_directive_with_LINE" line 12
`line 100 "inc3_a_filename_from_line_directive" 0
At file "inc3_a_filename_from_line_directive" line 100
`line 13 "inc3_a_filename_from_line_directive" 0
`line 103 "inc3_a_filename_from_line_directive" 0
`line 16 "inc3_a_filename_from_line_directive" 0
`line 106 "inc3_a_filename_from_line_directive" 0
`line 20 "inc3_a_filename_from_line_directive" 2
`line 110 "inc3_a_filename_from_line_directive" 2
`line 7 "t/t_preproc_inc2.vh" 0

17
test_regress/t/t_preproc_comments.out
View File

@ -23,29 +23,34 @@ At file "t/t_preproc_inc2.vh" line 5
`line 7 "t/t_preproc_inc2.vh" 0
`line 1 "t/t_preproc_inc3.vh" 1
`line 2 "inc3_a_filename_from_line_directive" 0
// DESCRIPTION: Verilog::Preproc: Example source code
`line 2 "t/t_preproc_inc3.vh" 0
// This file ONLY is placed under the Creative Commons Public Domain, for
// any use, without warranty, 2000-2007 by Wilson Snyder.
// SPDX-License-Identifier: CC0-1.0
`line 7 "inc3_a_filename_from_line_directive" 0
`line 6 "t/t_preproc_inc3.vh" 0
// FOO
At file "inc3_a_filename_from_line_directive" line 11
At file "t/t_preproc_inc3.vh" line 10
`line 12 "inc3_a_filename_from_line_directive_with_LINE" 0
At file "inc3_a_filename_from_line_directive_with_LINE" line 12
`line 100 "inc3_a_filename_from_line_directive" 0
At file "inc3_a_filename_from_line_directive" line 100
`line 13 "inc3_a_filename_from_line_directive" 0
`line 103 "inc3_a_filename_from_line_directive" 0
// guard
`line 16 "inc3_a_filename_from_line_directive" 0
`line 106 "inc3_a_filename_from_line_directive" 0
`line 20 "inc3_a_filename_from_line_directive" 2
`line 110 "inc3_a_filename_from_line_directive" 2
`line 7 "t/t_preproc_inc2.vh" 0

6
test_regress/t/t_preproc_inc3.vh
View File

@ -1,4 +1,3 @@
`line 2 "inc3_a_filename_from_line_directive" 0
// DESCRIPTION: Verilog::Preproc: Example source code
// This file ONLY is placed under the Creative Commons Public Domain, for
// any use, without warranty, 2000-2007 by Wilson Snyder.
@ -9,6 +8,11 @@
`define _EMPTY
// FOO
At file `__FILE__ line `__LINE__
`line `__LINE__ "inc3_a_filename_from_line_directive_with_LINE" 0
At file `__FILE__ line `__LINE__
`line 100 "inc3_a_filename_from_line_directive" 0
At file `__FILE__ line `__LINE__
`else
`error "INC2 File already included once"
`endif // guard