luke/verilator
1
0
Fork 0
mirror of https://github.com/verilator/verilator.git synced 2026-10-02 16:13:34 +02:00
Code Issues Packages Projects Releases Wiki Activity

Apply 'make format'

Browse Source
This commit is contained in:
github action
2025-11-16 03:53:48 +00:00
parent 6454a8802e
commit 59bc4cf66b
1 changed files with 1 additions and 2 deletions
Download Patch File Download Diff File Expand all files Collapse all files
src/V3Width.cpp
+1 -2
View File
@@ -8175,8 +8175,7 @@ class WidthVisitor final : public VNVisitor {
} else if (pinp && pinp->modVarp()->direction() != VDirection::INPUT) {
// V3Inst::pinReconnectSimple must deal
UINFO(5, "pinInSizeMismatch: " << pinp);
} else if (assignp && VN_IS(underp, NodeStream)
&& expWidth > underp->width()) {
} else if (assignp && VN_IS(underp, NodeStream) && expWidth > underp->width()) {
// IEEE 1800-2023 11.4.14: When assigning a stream to a wider fixed-size
// target, widen by filling zero bits on the right. That is, left-justify
// the stream bits within the target width.