luke/verilator
1
0
Fork 0
mirror of https://github.com/verilator/verilator.git synced 2026-10-06 01:54:01 +02:00
Code Issues Packages Projects Releases Wiki Activity

Tests: Resolve self assignment in t_unoptflat_simple_2, Closes #2149.

Browse Source
This commit is contained in:
Yutetsu TAKATSUKASA
2020-02-01 19:07:02 -05:00
committed by GitHub
parent 119162912a
commit 50fb7fc8b4
2 changed files with 4 additions and 4 deletions
Download Patch File Download Diff File Expand all files Collapse all files
test_regress/t/t_unoptflat_simple_2.v
+2 -2
View File
@@ -14,7 +14,7 @@ module t (/*AUTOARG*/
wire [2:0] x;
assign x[1:0] = { x[0], clk };
assign x[2:1] = { clk, x[1] };
assign x[2:1] = x[1:0];
always @(posedge clk or negedge clk) begin
@@ -22,7 +22,7 @@ module t (/*AUTOARG*/
$write("x = %x\n", x);
`endif
if (x[1] != 0) begin
if (x[2] != 0) begin
$write("*-* All Finished *-*\n");
$finish;
end
test_regress/t/t_unoptflat_simple_2_bad.out
+2 -2
View File
@@ -6,7 +6,7 @@
t/t_unoptflat_simple_2.v:16: Example path: ASSIGNW
t/t_unoptflat_simple_2.v:14: Example path: t.x
%Warning-UNOPTFLAT: Widest candidate vars to split:
%Warning-UNOPTFLAT: t/t_unoptflat_simple_2.v:14: t.x, width 3, fanout 12
%Warning-UNOPTFLAT: t/t_unoptflat_simple_2.v:14: t.x, width 3, fanout 10
%Warning-UNOPTFLAT: Most fanned out candidate vars to split:
%Warning-UNOPTFLAT: t/t_unoptflat_simple_2.v:14: t.x, width 3, fanout 12
%Warning-UNOPTFLAT: t/t_unoptflat_simple_2.v:14: t.x, width 3, fanout 10
%Error: Exiting due to